Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing

Low Power Multiplier Architectures Using Vedic Mathematics in 45nm Technology for High Speed Computing

 Abstract:

Speed and the overall performance of any digital signal processor are largely determined by the efficiency of the multiplier units present within. The use of Vedic mathematics has resulted in significant improvement in the performance of multiplier architectures used for high speed computing. This paper proposes 4-bit and 8-bit multiplier architectures based on Urdhva Tiryakbhyam sutra. These low power designs are realized in 45 nm CMOS Process technology using Cadence EDA tool.

Comments are closed.